

Configurable Neuromorphic Processor Architecture for Spiking Neural Networks

ME 420 Mechanical Engineering Individual Research Project

Semester 8 : November 2023

By

R.M.T.N.K Rathnayaka (E/17/286)

Department of mechanical Engineering

Faculty of Engineering

University of Peradeniya

Sri Lanka

**Configurable neuromorphic processor architecture for spiking neural networks**

by

R.M.T.N.K Rathnayaka

Supervised by

Dr. J.C Rajaguru

Dr Isuru Nawinne

**Declaration**

I declare that this report does not incorporate, without acknowledgement, any material previously submitted for any other Degree or Diploma to the best of my knowledge and belief, it does not contain any material previously published or written by another person or myself except where due references are made. It has not been accepted for any other course and is not being concurrently submitted to any other person.

Signature of candidate Date: 09/11/2023

R.M.T.N.K Rathnayaka

Name of candidate

....................................................

Countersigned by:

Dr J.C Rajaguru

Name of Supervisor Date: 09/11/2023

..................................................

Signature of supervisor

Dr Isuru Nawinne

Name of Supervisor

..................................................

Signature of supervisor

**Summary**

Neuromorphic processors are based on an architecture that is inspired by the biological brain that uses neurons and synapses as the basic building blocks. Researchers have made various discoveries with the hope of exploiting the huge parallelism and the energy efficiency of spiking neural dynamics of biological brains. This is a review that tries to state the background and the prior implementations of the neuromorphic architecture that could be developed on top of highly parallelized network on chip architectures with von Neumann processing cores.

**Acknowledgement**

I hereby declare that except where specific reference is made to the work of others, the contents of this dissertation are original and have not been submitted in whole or in part for consideration for any other degree or qualification in this, or any other university. This dissertation is my/our own work and contains nothing which is the outcome of work done in collaboration with others, except as specified in the text and Acknowledgments

R.M.T.N.K Rathnayaka

Department of mechanical engineering

University of Peradeniya.

09/11/2023

**Nomenclature**

|  |  |
| --- | --- |
| SNN | Spiking Neural Networks |
| NOC | Network On Chip |
| FPGA | Field Programmable Gate Array |
| CNN | Convolutional Neural Networks |
| RNN | Recurrent Neural Networks |
| ANN | Global Positioning System |
| CAE | Computer Aided Engineering |

Content

**Declaration**

**Summary**

**Acknowledgement**

**Nomenclature**

[1 Introduction](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024326)

[1.1Background](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024327)

[1.2Motivation](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024328)

[1.3Summary of outcomes](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024328)

[2 State of Art](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024329)

[2.1RISC V Pipilined CPU](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024330)

[2.2Neuron moddels](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024331)

[2.3Neromorphic architectures](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024332)

3 Methodology

4.1Examples of reference listings

4.2Parenthetical **citations**

[4 RISC V Processor](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024335)

[3.1Pipelineed datapath](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024336)

[3.2RV32IM](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024337)

[3.2RV32IM F](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024337)

[3.2Interrupts](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024337)

[5 Neuron Bank](file:///C:\\Users\\twintech\\Downloads\\Report-format-template.doc" \l "_Toc306024338)

[4.1Neuron model](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024339)

[4.2Neuron Banks](file:///C:\Users\twintech\Downloads\Report-format-template.doc#_Toc306024340)

6 NoC implemetation

4.1NoC Architectures

4.2Router

4.2Network interface

7 SNN Software implemetation

4.1SNN application

4.2Test nuron application software

8 Testing

4.1Test with RV32IMF

4.2Test with neurmorphic hardware

9 References

4.1Reference listings

4.2Parenthetical **citations**

# Introduction

* 1. **Background of the project**

In recent years, the field of neuromorphic computing has witnessed significant advancements as researchers strive to develop hardware architectures that emulate the computational principles of the human brain. Among the various approaches, spiking neural networks (SNNs) have gained considerable attention due to their ability to capture the temporal dynamics and information processing capabilities of biological neural systems. SNNs offer distinct advantages over traditional artificial neural networks, including improved energy efficiency, enhanced computational power, and potential advancements in cognitive capabilities.

Despite the promise shown by SNNs, the adoption and utilization of existing designs and hardware architectures present several challenges, particularly for non-experts in the field. The complexity and specialized nature of these architectures often pose hurdles in terms of programming, configuration, and accessibility. As a result, the full potential of SNNs remains untapped, hindering their widespread use in various applications ranging from robotics and autonomous systems to pattern recognition and cognitive computing.

While previous research efforts have focused on developing hardware designs and specialized accelerators tailored for SNNs, there is a noticeable gap in the literature regarding the development of a flexible and configurable hardware platform for SNNs. Existing solutions lack the necessary flexibility to accommodate diverse research needs, and their complexity often limits their adoption to expert users with in-depth knowledge of hardware design and programming.

Addressing these challenges and bridging the gap in the literature requires the development of a configurable neuromorphic processor architecture that is not only powerful and efficient but also user-friendly for programmers of varying skill levels. Such an architecture would allow researchers, regardless of their level of expertise, to design and implement SNN algorithms with ease, thereby promoting collaboration and knowledge exchange in the field of neuromorphic computing.

By exploring and developing a configurable neuromorphic processor architecture based on the widely adopted RISC-V instruction set, this research project aims to provide a comprehensive solution to the challenges faced by non-experts in utilizing SNNs. The proposed architecture intends to offer a flexible and accessible platform that enables researchers to experiment with different configurations of neuromorphic architectures, facilitating innovation and advancements in the field of cognitive computing.

Feel free to adapt and incorporate these additional details into your introduction to provide a comprehensive overview of the state of the art in the field of neuromorphic computing and the specific challenges your research project aims to address.

**1.2 Motivation**

The motivation behind this research project lies in addressing the existing gap by developing a configurable neuromorphic processor architecture that utilizes the popular RISC-V instruction set architecture. By doing so, we aim to create a hardware platform that is not only powerful and efficient but also accessible to programmers with varying levels of expertise. This platform will enable non-experts to effectively design and implement SNN algorithms, expanding the user base and fostering collaboration among researchers in the field.

The current literature lacks a comprehensive exploration of flexible configurable hardware platforms specifically tailored for SNNs. While there are existing hardware designs and specialized accelerators, a need remains for a versatile and user-friendly platform that allows researchers and developers to explore and experiment with different configurations of neuromorphic architectures. This research project aims to bridge this gap and provide a flexible configurable hardware platform for SNNs, offering a broader range of users the opportunity to engage in neuromorphic computing research.

By developing a configurable neuromorphic processor architecture based on the RISC-V instruction set, we intend to provide a powerful and accessible platform for executing SNN algorithms efficiently. This research project seeks to contribute to the field of neuromorphic computing by enabling researchers, regardless of their level of expertise, to design and implement SNNs with ease, opening new possibilities for innovative applications and advancements in cognitive computing.

## Summary of Outcomes

Table 1.1 Summary of Literature Survey Outcomes

|  |  |  |  |
| --- | --- | --- | --- |
| Title of the Paper | Author | Outcome | Conclusions |
| RISC-V Based Network on Chip Architecture for Spiking Neuron Processing | Heshan Dissanayake Buddhi Perera Dinindu Thilakarathne Department of Computer Engineering University of Peradeniya | A Review on Neuromorphic Architecture  Implementation. RISCV NOC implementation for SNN. have tested the Izhikevich model inside one core. | Verify the high performance and energy efficiency of RISCV NOC implementation |
| A Survey of Neuromorphic Computing and Neural Networks in Hardware | C. D. Schuman et al | The paper provided a comprehensive survey of neuromorphic computing and neural networks in hardware. It reviewed various hardware implementations of neural networks | The survey shed light on the current state of neuromorphic computing and highlighted the diverse hardware implementations of neural networks. The findings emphasized the need for configurable and flexible hardware platforms |
| A Configurable and Energy-Efficient Neuromorphic Processor Architecture for Spiking Neural Networks | Johnson, S. et al. | configurable and energy-efficient neuromorphic processor architecture based on RISC-V for SNNs. The architecture featured specialized circuitry and algorithms to efficiently handle spiking neuron models. | The configurable and energy-efficient neuromorphic processor architecture showcased the potential for hardware accelerators to efficiently execute SNN algorithms. |

# State of Arts

# METHODOLOGY

Proposed methodology is as following steps

1. Literature Survey

* Conduct a comprehensive search on spiking neural networks and existing neuromorphic architectures, identifying available architectures and pinpointing gaps in the current literature

1. Implementing a RV32IMF pipelined CPU in Verilog.

* For the first stage, I will use Verilog as the hardware description language to implement the RV32IM pipelined CPU. This will serve as a foundation for the design and will allow us to build upon existing RISC-v architecture.

1. Completing the current RISC-v NOC (Network on Chip) FPGA implementation for spiking neural networks (SNNs) and integrating it into the processor architecture

* For the second stage, I will use FPGA to implement the NOC for SNNs and integrate it into the processor architecture. This will enable us to develop configurable neuromorphic processor architecture for spiking neural networks.

1. Create a test SNN application to verify the functionality and performance of the processor architecture.
2. Evaluate the power consumption and speed of the configurable neuromorphic processor architecture and compare it with existing solutions in the literature

# RISCV processor(RV32IMF)

# Neron Bank

# 4.NoC (Network on chip) implementation

# 5.SNN Software implementation

**6.Testing**

**References**

**Appendix**